SR. Principal ASIC Architect / Leader

You will define system- and chip-level architecture across PCIe, high-speed networking, and Ethernet-based subsystems that power hyperscale AI infrastructure, working at the intersection of silicon, system, and protocol design. This is a foundational technical leadership role on a hyper-growth team enabling rack-scale AI. Key Responsibilities Architecture LeadershipDefine and drive system- and chip-level architecture for high-speed connectivity products spanning PCIe (Gen 6/Gen 7), UALink, UCIe, and EthernetOwn micro-architecture specifications and ensure alignment across silicon, system, and software teamsContribute to standards-based and custom protocol development for next-generation AI infrastructureSystem Design & Tradeoff AnalysisTranslate hyperscale system requirements into scalable, efficient hardware architecturesDrive tradeoff analysis across performance, power, latency, area, and costArchitect high-speed, low-latency data paths and evaluate integration challenges at the SoC levelCross-Functional ExecutionPartner with RTL, Physical Design, Firmware, Validation, and Product Engineering to move architecture from concept to siliconSupport performance modeling, simulation, and architectural validationEngage directly with hyperscale customers and ecosystem partners to understand emerging use cases and requirementsTechnical Influence & MentorshipSet technical direction and raise the architecture bar across the connectivity portfolioMentor senior engineers and grow architectural depth across the R&D organizationBasic Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field15+ years of experience in semiconductor architecture, ASIC design, or system engineeringStrong expertise in PCIe architecture (Gen 4/5/6+) and its broader ecosystemDeep understanding of networking and Ethernet technologies (25G/50G/100G/400G and beyond)Proven experience architecting high-speed, low-latency data paths and SoC-level integrationTrack record of driving architecture across the full chip development lifecycle, with strong analytical, tradeoff, and cross-domain collaboration skillsPreferred Qualifications

Create an account to see the full posting, access our search engine, and more.